Design and implementation of an enhanced on chip mesh router

In this paper, we describe the design and implementation of an enhanced wormhole virtual channel on chip router. It is the basic component of a mesh network on chip, using the XY deterministic routing algorithm. It is characterized by its simple virtual channel allocation strategy which allows reducing area and power consumption. We implemented our router using Tezzaron technology to measure its performances.