DocumentCode
416962
Title
Stereo vision VLSI processor based on a recursive computation algorithm
Author
Miura, K. ; Hariyama, M. ; Kameyama, M.
Author_Institution
Tohoku Univ., Sendai, Japan
Volume
2
fYear
2003
fDate
4-6 Aug. 2003
Firstpage
1564
Abstract
Stereo vision is a well-known method for three-dimensional instrumentation. A major issue of stereo vision is to establish reliable correspondence between images. This paper presents a high-speed corresponding matching algorithm based on recursive SAD (sum of absolute differences) computation. Since the recursive SAD computation can be performed in parallel and have regular data dependencies, the proposed algorithm is well suitable for VLSI implementation. A VLSI processor architecture based on area-time minimization is also discussed to achieve highly-parallel processing and a simple interconnection network among processing elements.
Keywords
VLSI; digital signal processing chips; recursive estimation; stereo image processing; VLSI processor architecture; area time minimization; image matching algorithm; interconnection network; parallel processing; recursive computation algorithm; recursive sum of absolute differences; stereo vision; three dimensional instrumentation;
fLanguage
English
Publisher
ieee
Conference_Titel
SICE 2003 Annual Conference
Conference_Location
Fukui, Japan
Print_ISBN
0-7803-8352-4
Type
conf
Filename
1324205
Link To Document