ADPLL variables determinations based on phase noise, spur and locking time

This paper presents a methodology to determine all-digital phase-locked loop (ADPLL) circuit variables based on required design specifications, including output phase noise, spur and locking time. An analytical model is developed to characterize the effects of different noise sources on ADPLL output phase noise and fractional spur. Applying the proposed noise model, circuit variables in ADPLL can be properly selected to meet the phase noise, spur and locking time requirements. For model validation, we collect the ADPLL circuit designs published in the recent literature and perform model analysis. The analysis results and hardware measurements show good agreements.