The path toward energy-efficient inference engine architectures on scaled and beyond-CMOS fabrics

Moore´s law, the driving force behind the semiconductor for the past decades, is endangered from several angles. Artifacts of scaled dimensions, yield, reliability, fabrication cost and device performance degradation all raise legitimate concerns about current trends of mere transferring same architectures to more advanced substrates.