DocumentCode
693434
Title
Capacitance and frequency scaling based energy efficient image inverter design on FPGA
Author
Das, Teerath ; Pandey, Bishwajeet ; Rahman, Md Arifur ; Kumar, Tanesh ; Siddiquee, Tanvir
Author_Institution
Dept. of Comput. Sci., South Asian Univ., New Delhi, India
fYear
2013
fDate
20-21 Dec. 2013
Firstpage
1
Lastpage
5
Abstract
In this work, Capacitance scaling and Frequency scaling is done in order to make energy efficient Image Inverter design. Frequency scaling results variations in power consumption and the Junction temperature of Image Inverter. There is 93.33% change in Logic power, 98.06% change in Signals power, 99.00%change in IOs power, 92.02% change in Leakage power and 77.6% change in Junction temperature. Clocks power, Logic power and Signal powers are independent of the capacitance scaling while the frequency is constant. At the same time IOs power, Leakage power as well as the Junction temperature varies. Along with fixed 1GHz frequency it is found that there is 71.92% increment on IOs power while capacitance is incremented by 90%. At the same time there is a 2.4% increment found in Leakage power while Junction temperature faces an change of 7.14%.
Keywords
field programmable gate arrays; image processing; FPGA; IO power; Leakage power; capacitance scaling based energy efficient image inverter design; clocks power; frequency 1 GHz; frequency scaling based energy efficient image inverter design; junction temperature; logic power; power consumption; signal power; Capacitance; Clocks; Energy efficiency; Field programmable gate arrays; Inverters; Junctions; Power demand; Capacitance Scaling; Energy Efficient Design; FPGA; Frequency Scaling; I/Os Power; Image Inverter;
fLanguage
English
Publisher
ieee
Conference_Titel
Communication and Computer Vision (ICCCV), 2013 International Conference on
Conference_Location
Coimbatore
Print_ISBN
978-1-4799-6253-2
Type
conf
DOI
10.1109/ICCCV.2013.6906736
Filename
6906736
Link To Document