DocumentCode
864134
Title
Enhancing delay fault coverage through low-power segmented scan
Author
Zhang, Z. ; Reddy, S.M. ; Pomeranz, Irith ; Rajski, J. ; Al-Hashimi, B.M.
Author_Institution
ECE Dept., Univ. of Iowa, IA
Volume
1
Issue
3
fYear
2007
fDate
5/1/2007 12:00:00 AM
Firstpage
220
Lastpage
229
Abstract
Reducing power dissipation during test has been an active area of academic and industrial research for the last few years and numerous low-power DFT techniques and test generation procedures have been proposed. Segmented scan has been shown to be an effective technique in addressing test power issues in industrial designs. To achieve higher shipped product quality, tests for delay faults are becoming essential components of manufacturing test. For the first time, it has been demonstrated that segmented scan facilitates increased delay fault coverage without degrading the reduction of the switching activity obtained by segmented scan. The increased transition delay fault coverage is achieved through careful selection of the capture cycle application. Experimental results on larger ISCAS-89 and ITC-99 benchmarks show that using three segments, on average, fault coverage using launch off capture can be increased by about 7.4% while simultaneously reducing the peak switching activity caused by capture cycles by over 20.4%
Keywords
automatic test pattern generation; integrated circuit reliability; integrated circuit testing; low-power electronics; ISCAS-89 benchmark; ITC-99 benchmark; delay fault coverage; low-power segmented scan; manufacturing test; power dissipation; switching activity; test power issues;
fLanguage
English
Journal_Title
Computers & Digital Techniques, IET
Publisher
iet
ISSN
1751-8601
Type
jour
Filename
4205038
Link To Document