VLSI digital polarity correlator based on an overloading counter technique

A VLSI structure to implement a digital polarity correlator using an overloading integrating counter technique is reported. The implementation permits direct cascading of individual correlator chips without using additional circuits, to give complete flexibility in choice of correlator delay and resolution. The design considered offers significant performance advantages in high-speed correlation applications.