Multiterminal net assignments by scatter search

We address the problem of board-level multiterminal net assignment in FPGA-based logic emulation. We present a novel mathematical model for this problem. A powerful metaheuristic approach, called scatter search, is adopted. Effective heuristics are incorporated for accelerating the optimization search process. Experimental results demonstrate the promising performance of our approach.