Title of article
Analysis, Design, Simulation and Evaluation of Sigma-Delta (Σδ) Modulator for Gsm Synthesizer
Author/Authors
Ziboon, Hadi T. University Of Technology - Department of Electrical and Electronic Engineer, Iraq , Karim, Haider R. UOT. - Department of Electrical and Electronic Engineer, Iraq
From page
68
To page
83
Abstract
The analysis, design, simulation and evaluation of 2nd, 3rd and 4th order ΣΔ modulator and loop filter respectively are discussed, in this paper, to show their impact on the performance of fractional-N PLL-FS for GSM system. All simulation results show that the system is stable. The resulting settling time, spurious level and phase noise at 20 MHz offset frequency of this synthesizer for 2nd, 3rd and 4th order ΣΔ modulator and loop filter respectively are 2.92 μs, -35 dBc,-164 dBc/Hz, 3.28 μs, -64 dBc, -186 dBc/Hz, 3.38 μs, -79 dBc and -190 dBc/Hz for 2nd, 3rd and 4th order respectively. These results show the improvement in the spurious level and phase noise by-19 dBc, -31 dBc/Hz for 3rd order system and -34 dBc, -35 dBc/Hz for 4th order system respectively compared to the published work. CppSim program and Matlab (R2007a) are used for the simulation of ΣΔ fractional-N PLL-FS
Keywords
GSM , PLL , Loop filter , Sigma , Delta (ΣΔ) , Frequency Synthesizer (FS)
Journal title
Al-Nahrain Journal Of Science
Journal title
Al-Nahrain Journal Of Science
Record number
2645075
Link To Document