Optimizing Power in ASIC Behavioral Synthesis

Attacking power consumption at the behavioral level exploits an applicationʹs inherent parallelism to maintain performance while compensating for slower, less power-hungry operators. The authorsʹ method and tool optimize and evaluate the effects of power-saving strategies on performance and silicon area