Collateral ASIC Test

Boundary scan techniques fall short in testing ASICs embedded in printed-board assemblies. By providing a new interconnect, this technique extends the benefits of boundary scan to ASICs whether they incorporate the Bscan interface or not