Cost-Driven Ranking of Memory Elements for Partial Intrusion

DFT techniques such as scan, BIST, or test point insertion intrude the circuitry for ease of testing. However, testing ease incurs increased silicon area requirements and performance penalities. The authors present a method of identifying cost-effect intermediate solutions