Title of article :
Logic Synthesis for Manufacturability
Author/Authors :
Alessandra Nardi، نويسنده , , University of California، نويسنده , , Berkeley
Alberto L. Sangiovanni-Vincentelli، نويسنده , , University of California، نويسنده , , Berkeley
، نويسنده ,
Issue Information :
روزنامه با شماره پیاپی سال 2004
Abstract :
Design optimization during synthesis is for area and/or performance while optimization for yield occurs at the layout level. To obtain abstraction level for yield optimization by introducing an interesting approach to yield-driven logic synthesis. Design for manufacturability denotes all techniques designers use to estimate and control yield and robustness during the design phase, prior to manufacturing.
Journal title :
IEEE Design and Test of Computers
Journal title :
IEEE Design and Test of Computers