43 Gb/s decision circuits in InP DHBT technology

Packaged master-slave D-flip-flops designed in InP DHBT technology with 150 GHz f/sub t/ and 180 GHz f/sub max/ are presented. Measurement results using a 43.2 Gb/s nonreturn to zero (NRZ), pseudo random binary sequence (PRBS) data (generated from 4 channels of 10.8 Gb/s, 2/sup 31/-1, PRBS data) and a 43.2 GHz clock, show a clock phase margin of 190(degree). 2:1 Static frequency dividers designed using the D-flip-flops have been tested up to 50 GHz and show normal operation. These circuits are key building blocks in numerous front-end circuits used for 40 Gb/s optical communication systems.