Compact model development for a new nonvolatile memory cell architecture

To facilitate the development of system-on-chip designs, accurate models are required for each of the new elements being included. In this paper, a new model for a novel low power flash memory device, the top floating gate cell, which can be integrated into CMOS processes with minimal disruption to the standard process is described.