Delay and current estimation in a CMOS inverter with an RC load

A novel and efficient method is presented for computing the delay and supply current pulse in a CMOS inverter with an RC load. The method builds on existing techniques for computing these quantities in the presence of a capacitance load. As in the work of other authors, the concept of an effective capacitance Ceff is used. However, here it captures the inverterʹs behavior only while the charging/discharging transistor is in saturation and, therefore, behaves like a current source to a good approximation. This capacitance is determined by means of a simple iterative procedure that uses an empirical piecewise-linear approximation to the RC circuitʹs output voltage, which has a normal CMOS symmetrical form. Since a Ceff defined in the above way is independent of the inverterʹs parameters, such as transistor size, the coefficients of the approximation have to be determined for only one reference inverter. A simple analytical method yields the inverterʹs output voltage outside the saturation region. The complete model has been shown to be accurate for both 0.8-(mu)m 5-V and 0.24-(mu)m 2.5-V CMOS technologies. Its speed is comparable to that of the “capacitance load” techniques that it relies on