Keyword :
Layout Parasitics , Performance Modeling , Parasitic Estimation and Modeling , Layout-Aware Synthesis , Circuit sizing , Parasitic Capacitances , Circuit Synthesis , Parasitic Corners , yield optimization , Dynamic Performance Macromodel , radio-frequency
