DocumentCode :
4256
Title :
Modeling and Analysis of High-Frequency Microprocessor Clocking Networks
Author :
Davis Jeffrey A. استاد مشاور , Meindl James D. استاد مشاور , Swaminathan Madhavan استاد راهنما
University :
Georgia Institute Of Technology
Grade :
دكتري
Major :
Doctor of Philosophy
Number of pages :
0
Publish Date :
2005
Keyword :
JITTER , MOSFET model , Low-Power Design , skew , skew compensation , power-supply noise , power-performance tradeoff , interlevel coupling noise , Phase-locked Loop , Interconnect , clock distribution
Note :
01
Language :
انگليسي
Link To Document :
بازگشت