Title :
System-Level Specification Testing Of Wireless Transceivers
Author :
Halder, Achintya ; Bhattacharya, Soumendu ; Chatterjee, Abhijit
Author_Institution :
Nat. Semicond., Santa Clara
fDate :
3/1/2008 12:00:00 AM
Abstract :
This paper presents an efficient system-level manufacturing test methodology for wireless transceiver systems. Conventional system-level testing procedures incur large test times and require the use of multiple test hardware configurations for measuring frequency and modulation-domain performance specifications, e.g., system-gain, nonlinearity, noise-figure, channel power, adjacent-channel power-ratio, error vector magnitude, modulation signal-to-noise ratio and bit error rate. The proposed test methodology addresses these problems by simplifying the test stimulus application and test response capture/analysis procedures. In addition, the number of test hardware configurations needed to measure all the performance specifications is minimized and fewer as well as shorter tests are used to determine all the test specification values of interest. Test accuracy is achieved by optimizing the test stimulus so that the observed response has strong statistical correlation with the target test specification values. Experimental results show significant testing time reduction and was validated on 1.575 GHz and 900 MHz wireless transceiver prototypes.
Keywords :
testing; transceivers; modulation-domain performance; multiple test hardware configurations; system-level specification testing; wireless transceivers; Frequency-domain testing; modulation-domain testing; test generation; wireless systems testing;
Journal_Title :
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
DOI :
10.1109/TVLSI.2007.912144