Finite buffer analysis of multistage interconnection networks

Proposes an analysis technique for a class of Multistage Interconnection Networks (MIN´s) that have finite buffers at their switch inputs and operate in a synchronous packet-switched mode. The authors examine the issue of clock period in design and analysis of synchronous MIN´s and propose a model based on small clock periods. Then they analyze their “small cycle” design and compare the results with those obtained from the standard “big cycle” model that is currently used. The significant performance improvement of their model is shown based on various clock width, data width, and buffer length