DocumentCode :
1042560
Title :
Sequential phase energisation technique for capacitor switching transient reduction
Author :
Abdulsalam, S.G. ; Xu, W.
Author_Institution :
Univ. of Alberta, Edmonton
Volume :
1
Issue :
4
fYear :
2007
fDate :
7/1/2007 12:00:00 AM
Firstpage :
596
Lastpage :
602
Abstract :
The application of a sequential switching scheme for the mitigation of capacitor switching transients is presented. The method utilises neutral grounding impedance connected at the neutral point of the switched capacitor bank together with sequential pole switching. The neutral impedance is sized to minimise the open-circuit contact voltage of the capacitor breaker phases. Theoretical analysis of the proposed scheme has been carried out together with computer simulation. In addition, neutral impedance sizing criteria are presented in order to achieve minimal transient over-voltage caused by capacitor switching. The proposed method was found capable of reducing the transient over-voltage at the utility switched capacitor location to 1.07 and 1.12 p.u. at the customer load bus.
Keywords :
capacitor storage; capacitor switching; overvoltage; capacitor breaker phases; capacitor switching transient reduction; computer simulation; customer load bus; grounding impedance; minimal transient over-voltage; neutral impedance sizing criteria; open-circuit contact voltage; sequential phase energisation technique; sequential pole switching; switched capacitor bank;
fLanguage :
English
Journal_Title :
Generation, Transmission & Distribution, IET
Publisher :
iet
ISSN :
1751-8687
Type :
jour
DOI :
10.1049/iet-gtd:20060309
Filename :
4264414
Link To Document :
بازگشت