DocumentCode
1042689
Title
Device Design and Electron Transport Properties of Uniaxially Strained-SOI Tri-Gate nMOSFETs
Author
Irisawa, Toshifumi ; Numata, Toshinori ; Tezuka, Tsutomu ; Usuda, Koji ; Sugiyama, Naoharu ; Takagi, Shin-ichi
Author_Institution
MIRAI-Assoc. of Super-Adv. Electron. Technol. (ASET), Kawasaki
Volume
55
Issue
2
fYear
2008
Firstpage
649
Lastpage
654
Abstract
We propose effective subband engineering for electron mobility enhancement on a (110) surface, utilizing uniaxial tensile strain along (110) direction. This strain causes the re-population of electrons from fourfold valleys to twofold valleys, resulting in high mobility enhancement along the (110) direction. Using this concept, a 2.0x mobility enhancement in uniaxially strained silicon-on-insulator (SOI) trigate nMOSFETs with (110) sidewall channels has been realized. Here, the uniaxial tensile strain is applied by using anisotropic strain relaxation of biaxiallv strained-SOI substrates. It is also found that (110) current (strain) direction is the best for strained trigate nMOSFETs, suggesting that optimum multigate CMOS structures with enhanced mobility of both electrons and holes can be realized on a conventional (001) wafer in the same (110) current flow direction for nMOSFETs and pMOSFETs.
Keywords
MOSFET; electron mobility; electron transport theory; silicon-on-insulator; device design; electron mobility enhancement; electron transport; tri-gate nMOSFET; uniaxial tensile strain; uniaxially strained SOI; Anisotropic magnetoresistance; CMOS technology; Capacitive sensors; Design engineering; Electron mobility; Large scale integration; MOSFETs; Silicon on insulator technology; Tensile strain; Uniaxial strain; (1 1 0) surface; Silicon-on-insulator (SOI); strained-Si; subband engineering; trigate/multigate MOSFET; uniaxial strain;
fLanguage
English
Journal_Title
Electron Devices, IEEE Transactions on
Publisher
ieee
ISSN
0018-9383
Type
jour
DOI
10.1109/TED.2007.913082
Filename
4435999
Link To Document