DocumentCode
1064728
Title
Multistage Switching Architectures for Software Routers
Author
Bianco, Andrea ; Finochietto, Jorge M. ; Mellia, Marco ; Neri, Fabio ; Galante, Giulio
Author_Institution
Politecnico di Torino, Torino
Volume
21
Issue
4
fYear
2007
Firstpage
15
Lastpage
21
Abstract
Software routers based on personal computer (PC) architectures are becoming an important alternative to proprietary and expensive network devices. However, software routers suffer from many limitations of the PC architecture, including, among others, limited bus and central processing unit (CPU) bandwidth, high memory access latency, limited scalability in terms of number of network interface cards, and lack of resilience mechanisms. Multistage PC-based architectures can be an interesting alternative since they permit us to i) increase the performance of single- software routers, ii) scale router size, iii) distribute packet-manipulation and control functionality, iv) recover from single-component failures, and v) incrementally upgrade router performance. We propose a specific multistage architecture, exploiting PC-based routers as switching elements, to build a high-speed, large-size, scalable, and reliable software router. A small-scale prototype of the multistage router is currently up and running in our labs, and performance evaluation is under way.
Keywords
computer networks; telecommunication network routing; telecommunication switching; central processing unit bandwidth; high memory access latency; multistage switching architectures; network devices; network interface cards; packet manipulation; personal computer architectures; scale router size; single component failures; software routers; Bandwidth; Central Processing Unit; Computer architecture; Delay; Microcomputers; Network interfaces; Resilience; Scalability; Size control; Software performance;
fLanguage
English
Journal_Title
Network, IEEE
Publisher
ieee
ISSN
0890-8044
Type
jour
DOI
10.1109/MNET.2007.386465
Filename
4277244
Link To Document