Single chip decoder design for large numeric displays

The author describes an integrated decoder design for displaying large English numeric digits using four clusters of standard seven-segment displays. The viewing area for each digit in the proposed design is four times the size of a standard display. It is also shown that the net power consumed by displaying any numeric digit using the proposed four-cluster display layout is less than that consumed by a single seven-segment display