DocumentCode
1075387
Title
Threshold shifting of NMOS transistors by arsenic ion implantation prior to gate oxidation
Author
De Souza, Joel Pereira ; Charry, E.
Author_Institution
Instituto de Física da UFRGS, Porto Alegre, RS, Brasil
Volume
28
Issue
10
fYear
1981
fDate
10/1/1981 12:00:00 AM
Firstpage
1176
Lastpage
1178
Abstract
This paper reports on the threshold adjustment of NMOS transistors by arsenic ion implantation in the channel region directly into bare silicon just before the gate oxidation. Experimental results showed very good uniformity and reproducibility of the threshold voltages, low body effect, and high mobility values.
Keywords
Annealing; Ion implantation; MOS devices; MOSFETs; Oxidation; Physics; Semiconductor devices; Silicon; Solid state circuits; Threshold voltage;
fLanguage
English
Journal_Title
Electron Devices, IEEE Transactions on
Publisher
ieee
ISSN
0018-9383
Type
jour
DOI
10.1109/T-ED.1981.20506
Filename
1481658
Link To Document