DocumentCode :
1080033
Title :
Memory bandwidth analysis of hierarchical multiprocessors using model decomposition and steady-state flow analysis
Author :
Mahmud, Syed Masud ; Samaratunga, L. Tissa
Author_Institution :
Dept. of Electr. & Comput. Eng., Wayne State Univ., Detroit, MI, USA
Volume :
5
Issue :
5
fYear :
1994
fDate :
5/1/1994 12:00:00 AM
Firstpage :
553
Lastpage :
560
Abstract :
For memory bandwidth analysis, researchers generally discard requests that are not accepted during a memory cycle. This assumption simplifies the analysis and produces negligible discrepancies with actual results for a system with a non-hierarchical interconnection network. However, the assumption, “the requests that are not occupied during a memory cycle are discarded,” cannot be used for a multiprocessor system with a hierarchical interconnection network (HIN), because the error introduced assumption can be several orders of magnitude higher than the actual bandwidth. An improved analytical model to determine the bandwidth of a HIN-based system is presented
Keywords :
failure analysis; memory architecture; multiprocessor interconnection networks; performance evaluation; shared memory systems; hierarchical interconnection network; hierarchical multiprocessors; memory bandwidth analysis; memory cycle; model decomposition; steady-state flow analysis; Analytical models; Bandwidth; Computational modeling; Hierarchical systems; Multiprocessing systems; Multiprocessor interconnection networks; Performance analysis; Steady-state;
fLanguage :
English
Journal_Title :
Parallel and Distributed Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
1045-9219
Type :
jour
DOI :
10.1109/71.282567
Filename :
282567
Link To Document :
بازگشت