A closed-form delay expression for digital BiCMOS circuits with high-injection effects

A non-iterative formula is derived for calculating the delay time of digital BICMOS circuits with their bipolar transistors operating in high-current regime. Effects such as the base transit-time increase of minority carriers and the decrease of the current gain of the bipolar transistors are all incorporated in the model. This model can be used to investigate the effects of most device parameters such as transistor sizes and external loading on the performance of the circuits without resorting to any iterative procedures. This simplified model compares well with the original model to 10% over a wide range of operating conditions, and is especially accurate for situations where base widening affects the bipolar transistors