Keywords :
circuit optimisation; high level synthesis; integrated circuit yield; nanoelectronics; software tools; EDA industry; RTL synthesis; automatic translation; cell libraries; chip design; digital system design; gate-level logic designs; high-level code; logic synthesis; nanometre scale geometrics; optimisation; software tools; yield problems;
