Offset compensation technique for CMOS current comparators

A simple technique for offset compensation in current comparators is prepared. Apart from a residual clock-feedthrough error, a great reduction in the offset voltage is achieved at the expense of a slight increase in complexity. To illustrate the use of the proposed technique, a compensated current mirror comparator is discussed