DocumentCode :
1106977
Title :
A Simple Self-Testing Decoder Checking Circuit
Author :
Carter, W.C. ; Duke, K.A. ; Jessep, D.C.
Issue :
11
fYear :
1971
Firstpage :
1413
Lastpage :
1414
Abstract :
A method is given of designing a simple self-checking and self-testing decoder checking circuit which uses much less circuitry than previous checkers. An analysis is given of the circuit savings and of the probability of erroneous decoder operation before error detection.
Keywords :
Decoder checker, error detection, self-testing checking circuit, self-testing circuit design.; Built-in self-test; Circuit synthesis; Combinational circuits; Decoding; Design methodology; Logic design; Monitoring; Parity check codes; Performance analysis; US Department of Transportation; Decoder checker, error detection, self-testing checking circuit, self-testing circuit design.;
fLanguage :
English
Journal_Title :
Computers, IEEE Transactions on
Publisher :
ieee
ISSN :
0018-9340
Type :
jour
DOI :
10.1109/T-C.1971.223148
Filename :
1671741
Link To Document :
بازگشت