DocumentCode :
1136105
Title :
Hardware architecture for high-speed real-time dynamic programming applications
Author :
Matthews, B. ; Elhanany, I.
Author_Institution :
Electr. & Comput. Eng. Dept., Univ. of Tennessee, Knoxville, TN
Volume :
2
Issue :
3
fYear :
2008
fDate :
5/1/2008 12:00:00 AM
Firstpage :
164
Lastpage :
171
Abstract :
A novel hardware architecture for performing the core computations required by dynamic programming (DP) techniques is introduced. The latter pertain to a vast range of applications that necessitate an optimal sequence of decisions to be obtained. An underlying assumption is that a complete model of the environment is provided, whereby the dynamics are governed by a Markov decision process. Existing DP implementations have traditionally focused on software-based mechanisms. Here, the authors present a method for exploiting the inherent parallelism associated with computing both the value function and optimal policy. This allows for the optimal policy to be obtained several orders of magnitude faster than traditional software implementations, establishing the viability of the approach for demanding, real-time applications. The well-known rental car management problem has been studied as a benchmark for which a field-programmable gate array-based implementation was designed. The results highlight the advantages of the proposed approach with respect to the execution speed and the scalability properties.
Keywords :
Markov processes; dynamic programming; field programmable gate arrays; mathematics computing; real-time systems; rental; Markov decision process; field-programmable gate array; hardware architecture; high-speed real-time dynamic programming; real-time applications; rental car management; software-based mechanisms;
fLanguage :
English
Journal_Title :
Computers & Digital Techniques, IET
Publisher :
iet
ISSN :
1751-8601
Type :
jour
DOI :
10.1049/iet-cdt:20070027
Filename :
4492949
Link To Document :
بازگشت