DocumentCode
1145402
Title
Wavefront Array Processor: Language, Architecture, and Applications
Author
Kung, Sun-Yuan ; Arun, K.S. ; Gal-ezer, Ron J. ; Rao, D. V Bhaskar
Author_Institution
Department of Electrical Engineering-Systems, University of Southern California
Issue
11
fYear
1982
Firstpage
1054
Lastpage
1066
Abstract
This paper describes the development of a wavefront-based language and architecture for a programmable special-purpose multiprocessor array. Based on the notion of computational wavefront, the hardware of the processor array is designed to provide a computing medium that preserves the key properties of the wavefront. In conjunction, a wavefront language (MDFL) is introduced that drastically reduces the complexity of the description of parallel algorithms and simulates the wavefront propagation across the computing network. Together, the hardware and the language lead to a programmable wavefront array processor (WAP). The WAP blends the advantages of the dedicated systolic array and the general-purpose data-flow machine, and provides a powerful tool for the high-speed execution of a large class of matrix operations and related algorithms which have widespread applications.
Keywords
Asynchrony; VLSI array processor; computational wavefront; concurrency; data-flow computing; matrix data-flow language; signal processing; systolic array; wavefront architecture; Algorithm design and analysis; Array signal processing; Computer architecture; Concurrent computing; Costs; Hardware; Signal processing algorithms; Systolic arrays; Throughput; Very large scale integration; Asynchrony; VLSI array processor; computational wavefront; concurrency; data-flow computing; matrix data-flow language; signal processing; systolic array; wavefront architecture;
fLanguage
English
Journal_Title
Computers, IEEE Transactions on
Publisher
ieee
ISSN
0018-9340
Type
jour
DOI
10.1109/TC.1982.1675922
Filename
1675922
Link To Document