DocumentCode
1160812
Title
Synthesis of N + 1 Node Resistor N-Ports
Author
Boesch, F.T. ; Youla, D.C.
Volume
12
Issue
4
fYear
1965
fDate
12/1/1965 12:00:00 AM
Firstpage
515
Lastpage
520
Abstract
Determination of the necessary and sufficient conditions that a matrix be the short-circuit admittance matrix of a resistor n-port without transformers is a classic problem in network theory. This paper presents a new procedure for determining the realizability of an
-port on
terminals. This technique has the advantage of being considerably simpler than any previous technique; in fact, it proceeds almost by inspection. Furthermore, it completely eliminates the Gould algorithm used by Cederbaum, and it avoids the "tree growing" process of Guillemin, Biorci, and Civalleri. It is entirely algebraic in nature. The only restriction is that the given matrix have no zero elements. The method is applied to a tenth-order matrix to illustrate its simplicity. The method is based on a new equation relating the short-circuit admittance matrix to the inverse of the connection matrix of port voltages. A simple standard form for the short-circuit admittance matrix which leads to a unique solution of the equation for the connection matrix is given. The realizability is then completed by checking the result of a congruence transformation for hyperdimonance. A new method of obtaining tip ports is also included. This is applied to the realization of a linear tree, and it is shown that the usual permutation into linearly tapered form may be completely avoided.
-port on
terminals. This technique has the advantage of being considerably simpler than any previous technique; in fact, it proceeds almost by inspection. Furthermore, it completely eliminates the Gould algorithm used by Cederbaum, and it avoids the "tree growing" process of Guillemin, Biorci, and Civalleri. It is entirely algebraic in nature. The only restriction is that the given matrix have no zero elements. The method is applied to a tenth-order matrix to illustrate its simplicity. The method is based on a new equation relating the short-circuit admittance matrix to the inverse of the connection matrix of port voltages. A simple standard form for the short-circuit admittance matrix which leads to a unique solution of the equation for the connection matrix is given. The realizability is then completed by checking the result of a congruence transformation for hyperdimonance. A new method of obtaining tip ports is also included. This is applied to the realization of a linear tree, and it is shown that the usual permutation into linearly tapered form may be completely avoided.Keywords
Admittance; Contracts; Laboratories; Resistors; Sufficient conditions; Symmetric matrices; Telephony; Testing; Transformers; Voltage;
fLanguage
English
Journal_Title
Circuit Theory, IEEE Transactions on
Publisher
ieee
ISSN
0018-9324
Type
jour
DOI
10.1109/TCT.1965.1082481
Filename
1082481
Link To Document