Power Flow Outage Studies Using an Array Processor

This paper describes the implementation of a fast solution technique for contingency analysis on an array processor connected to a host mainframe. This implementation employs a decoupled power-flow algorithm with reactive limits enforced by means of bus-type switching. By considering the vector properties of the solution technique, and using ready-made vector routines available for the array processor, a significant reduction in computation time has been achieved.