ISSCC 2007 panel review: the ultimate limits of integrated electronics

SSCS DL Philip Wong moderated a lively debate on the question of CMOS scaling. Representatives from industry pointed to limits and problems introduced by economies of variability, leakage, and 32nm node scaling; academics painted these challenges as opportunities for innovation and major breakthroughs. Deliberation about 3D chip stacking was the highpoint of the evening.