DocumentCode
1168568
Title
An architecture for lossy compression of waveforms using piecewise-linear approximation
Author
Konstantinides, Konstantinos ; Natarajan, Balas K.
Author_Institution
Hewlett-Packard Co., Palo Alto, CA, USA
Volume
42
Issue
9
fYear
1994
fDate
9/1/1994 12:00:00 AM
Firstpage
2449
Lastpage
2454
Abstract
Lossy compression schemes are often desirable in many signal processing applications such as the compression of ECG data. This paper presents a relaxation of a provably good algorithm for lossy signal compression, based on the piecewise linear approximation of functions. The algorithm approximates the data within a given tolerance using a piecewise linear function. The paper also describes an architecture suitable for the single-chip implementation of the proposed algorithm. The design consists of control, two multiply/divide units, four adder/subtracter units, and an I/O interface unit. For uniformly sampled data, no division is required, and all operations can be completed in a pipelined manner in at most three cycles per sample point. The corresponding simplified architecture is also presented
Keywords
data compression; digital signal processing chips; electrocardiography; medical signal processing; piecewise-linear techniques; pipeline processing; ECG data compression; I/O interface unit; adder/subtracter units; architecture; control units; lossy signal compression; multiply/divide units; piecewise linear function; piecewise-linear approximation; pipelined operations; signal processing applications; single-chip implementation; uniformly sampled data; Approximation algorithms; Data compression; Electrocardiography; Frequency; Piecewise linear approximation; Piecewise linear techniques; Redundancy; Signal processing; Signal processing algorithms; Voice mail;
fLanguage
English
Journal_Title
Signal Processing, IEEE Transactions on
Publisher
ieee
ISSN
1053-587X
Type
jour
DOI
10.1109/78.317866
Filename
317866
Link To Document