Title :
An on-chip signal suppression countermeasure to power analysis attacks
Author :
Ratanpal, Girish B. ; Williams, Ronald D. ; Blalock, Travis N.
Author_Institution :
Dept. of Electr. & Comput. Eng., Virginia Univ., Charlottesville, VA, USA
Abstract :
There are several attacks that exploit the presence of side channels in hardware implementations of cryptographic algorithms to extract secret data. Differential power analysis (DPA) and simple power analysis (SPA) attacks sense the power consumption of the hardware to extract the secret cryptographic key. These attacks either directly examine the power traces or carry out statistical operations on the power traces obtained from the hardware while executing the cryptographic algorithm. This paper presents a circuit that can be added to crypto-hardware to suppress information leakage through the power supply pin side channel. We discuss the design, simulation results and the limitations of the suppression circuit. We show that this countermeasure significantly increases the number of power trace samples required to undertake a DPA attack. The countermeasure does not require any assumptions about the design of the hardware under protection.
Keywords :
cryptography; integrated circuit design; smart cards; DES; VLSI; code breaking; cryptographic algorithms; differential power analysis; information leakage; on-chip signal suppression; power analysis attacks; power consumption; power traces; secret cryptographic key; secret data; side channels; simple power analysis; smartcards; suppression circuit; Algorithm design and analysis; Circuits; Cryptography; Data analysis; Data mining; Energy consumption; Hardware; Power supplies; Protection; Signal analysis; 65; DES; Index Terms- Power analysis attacks; VLSI.; code breaking; security and protection; smartcards;
Journal_Title :
Dependable and Secure Computing, IEEE Transactions on
DOI :
10.1109/TDSC.2004.25