DocumentCode
1183852
Title
Parallel Micro Genetic Algorithm for Constrained Economic Dispatch
Author
Tippayachai, J. ; Ongsakul, Weerakorn ; Ngamroo, Issarachai
Author_Institution
Thammasat University; Asian Institute of Technology
Volume
22
Issue
5
fYear
2002
fDate
5/1/2002 12:00:00 AM
Firstpage
67
Lastpage
67
Abstract
This paper proposes a parallel micro genetic algorithm (PMGA) for solving ramp rate constrained economic dispatch (ED) problems for generating units with nonmonotonically and monotonically increasing incremental cost (IC) functions. The developed PMGA algorithm is implemented on the 32-processor Beowulf cluster with Ethernet switches network on the systems with the number of generating units ranging from 10 to 80 over the entire dispatch periods. The PMGA algorithm carefully schedules its processors, computational loads, and synchronization overhead for the best performance. The speedup upper bounds and the synchronization overheads on the Beowulf cluster are shown on different system sizes and different migration frequencies. The proposed PMGA is shown to be viable to the online implementation of the constrained ED due to substantial generator fuel cost savings and high speedup upper bounds.
Keywords
Clustering algorithms; Cost function; Ethernet networks; Frequency synchronization; Fuel economy; Genetic algorithms; Processor scheduling; Scheduling algorithm; Switches; Upper bound; Beowulf cluster; Parallel micro genetic algorithm; economic dispatch;
fLanguage
English
Journal_Title
Power Engineering Review, IEEE
Publisher
ieee
ISSN
0272-1724
Type
jour
DOI
10.1109/MPER.2002.4312208
Filename
4312208
Link To Document