Saving power by synthesizing gated clocks for sequential circuits

Portable devices demand low power consumption to prolong battery life. Gating the clock is one strategy for saving power. The authors´ technique identifies self-loops in an FSM and uses the function described by the self-loops to gate the clock. Applying these techniques to standard benchmarks achieved an average 25% less power dissipation at a cost of only 5% more area.<>