Abstract :
This paper describes an all-parallel DDA with electronic patchboard, high iteration rate (one million complete computation cycles per second), and reasonable word length (20 bits), built by Teledyne. It further describes the hybrid LSI packaging used (MEMA hybrid multichip flatpack), computer-aided methods of programming, and automatic methods of documenting the resultant coding.
