DocumentCode
1207242
Title
Evaluation of Hot-Electron Effect on LDMOS Device and Circuit Performances
Author
Yuan, Jiann-shiun ; Jiang, L.
Author_Institution
Sch. of Electr. Eng. & Comput. Sci., Univ. of Central Florida, Orlando, FL
Volume
55
Issue
6
fYear
2008
fDate
6/1/2008 12:00:00 AM
Firstpage
1519
Lastpage
1523
Abstract
Laterally double-diffused MOS (LDMOS) transistors subjected to hot-electron stress effects have been studied experimentally. The measured threshold voltage, on-resistance, and gate capacitance of LDMOS transistors all increase after stress. The transistor model simulation is compared with the experimental data. Good agreement between the model predictions and measurement results is obtained. The gate charging time of the LDMOS and a full-bridge dc-dc converter are simulated in Cadence SpectreRF. The simulation results indicate that the gate charge of the LDMOS increases and that the power efficiency of the full-bridge dc-dc converter decreases after hot-electron stress.
Keywords
DC-DC power convertors; MOS integrated circuits; MOSFET; hot carriers; Cadence SpectreRF; LDMOS device; double-diffused MOS transistors; full-bridge dc-dc converter; gate capacitance; hot-electron stress effects; on-resistance; threshold voltage; CMOS technology; Capacitance; Circuits; Degradation; Hot carriers; MOSFETs; Performance evaluation; Stress; Threshold voltage; Transconductance; DC–DC converter; DC–DC converter; Laterally double-diffused MOS (LDMOS); gate charge; hot-electron; on-resistance; reliability; switching performance;
fLanguage
English
Journal_Title
Electron Devices, IEEE Transactions on
Publisher
ieee
ISSN
0018-9383
Type
jour
DOI
10.1109/TED.2008.922850
Filename
4505443
Link To Document