DocumentCode
1218726
Title
Implementation of arithmetic algorithms using a PLA
Author
Abe, Kôki ; Iijima, Jun Ichi ; Nakashima, Toyohiko ; Wakatsuki, Yôji
Author_Institution
Dept. of Comput. Sci. & Inf. Math., Univ. of Electro-Commun., Tokyo, Japan
Volume
32
Issue
3
fYear
1989
Firstpage
370
Lastpage
375
Abstract
A programmable logic array (PLA) was designed that is capable of implementing 24 logic functions each with 48 product terms of 16 variables. The PLA is composed of two diode matrices, and is programmed by inserting short plugs. Implementation of arithmetic algorithms in a laboratory course dealing with computer hardware has successfully been performed using the PLA to organize a finite-state machine (FSM) controlling a data path. Both the data path and the PLA were incorporated into a panel on which the data flow and the states and outputs of the FSM are made visible by light-emitting diodes. This helps students understand the algorithms and debug the implementation.
Keywords
education; laboratory apparatus and techniques; logic arrays; algorithms; computer hardware; diode matrices; educational courses; finite-state machine; logic functions; programmable logic array; Arithmetic; Automata; Circuits; Computer science; Debugging; Diodes; Laboratories; Logic functions; Plugs; Programmable logic arrays;
fLanguage
English
Journal_Title
Education, IEEE Transactions on
Publisher
ieee
ISSN
0018-9359
Type
jour
DOI
10.1109/13.34172
Filename
34172
Link To Document