A class of unidirectional bit serial systolic architectures for multiplicative inversion and division over GF(2m)

A class of universal unidirectional bit serial systolic architectures for multiplicative inversion and division over Galois field GF(2^m) is presented. The field elements are represented with polynomial (standard) basis. These systolic architectures have no carry propagation structures and are suitable for hardware implementations where the dimension of the field is large and may vary. This is the typical case for cryptographic applications. These architectures are independent of any defining irreducible polynomial of a given degree as well. The time complexity is constant and area complexity is linear (w.r.t. field dimension) and these measures are equivalent to or exceed similar proposed designs.