Title :
Numerical Estimation of Yield in Sub-100-nm SRAM Design Using Monte Carlo Simulation
Author :
Nho, Hyunwoo ; Yoon, Sei-Seung ; Wong, S. Simon ; Jung, Seong-Ook
Author_Institution :
Electr. Eng. Dept., Univ. of Stanford, Stanford, CA
Abstract :
This paper describes a method to numerically calculate the design margin and to estimate the yield associated with the read access failure for sub-100-nm SRAM. Process variations at sub-100 nm not only affect SRAM cells but also periphery circuits, such as the sense amplifier (SA) and the tracking scheme. Simulation that incorporates both SRAM cells and surrounding circuits is either accurate but computationally expensive (comprehensive Monte Carlo simulation), or overly simple (fixed corner design) and unable to capture crucial statistical variation concern, dominant in sub-100-nm designs. By mathematically combining the separate Monte Carlo simulation results of SRAM cells and each peripheral block, we show that the distribution of the SA input voltage can be estimated accurately in a case where fixed corner simulation underestimates by 19%. We also present the yield equation by combining the SA input voltage and the SA offset distribution, which can be used to choose the design point. In addition, yield sensitivities are derived from the yield data to make sure that the yield has good dependence to design variables.
Keywords :
Monte Carlo methods; SRAM chips; amplifiers; numerical analysis; Monte Carlo simulation; SRAM; SRAM cells; numerical estimation; periphery circuits; sense amplifier; tracking scheme; Monte Carlo; SRAM; process variations; yield;
Journal_Title :
Circuits and Systems II: Express Briefs, IEEE Transactions on
DOI :
10.1109/TCSII.2008.923411