DocumentCode :
1237661
Title :
Optimization of fabrication conditions for multilayer structures with La-doped YBCO groundplane
Author :
Horibe, Masahiro ; Wakana, Hironori ; Ishimaru, Yoshihiro ; Adachi, Seiji ; Tarutani, Yoshinobu ; Tanabe, Kiichi
Author_Institution :
Int. Supercond. Technol. Center, Supercond. Res. Lab., Tokyo, Japan
Volume :
13
Issue :
2
fYear :
2003
fDate :
6/1/2003 12:00:00 AM
Firstpage :
787
Lastpage :
790
Abstract :
We have examined and optimized the fabrication conditions for multilayer structures needed in high-Tc single flux quantum circuits. La0.2Y0.9Ba1.9Cu3Ox (La-YBCO) was chosen as a material for both the groundplane (GP) and base-electrode. The GP-La-YBCO was deposited at 740°C by a sputtering method and the optimized 300 nm thick film exhibited a typical average roughness (Ra) of 2 nm. (La,Sr)2AlTaO6 (LSAT) isolation layer sputter-deposited under the same conditions as the GP-La-YBCO showed good crystallinity and a relatively flat surface (Ra∼2 nm). For the deposition of La-YBCO base electrode, a slightly lower substrate temperature (720°C) resulted in a smooth film surface (Ra∼2 nm), while higher substrate temperatures led to appearance of precipitates and hollows on the La-YBCO and columnar morphology of the LSAT layer which was revealed by cross-sectional SEM observation. Interface-engineered ramp-edge junctions fabricated on LSAT/GP-La-YBCO multilayer structures exhibited RCSJ-like I-V characteristics with typical IcRn products of 2 mV at 4.2 K. Excellent isolation between the GP and the base electrode better than 109 Ω/cm2 was also confirmed.
Keywords :
barium compounds; high-temperature superconductors; lanthanum compounds; scanning electron microscopy; sputtered coatings; superconducting superlattices; yttrium compounds; 4.2 K; 720 degC; 740 degC; I-V characteristics; LSAT isolation layer; La-doped YBCO groundplane; La0.2Y0.9Ba1.9Cu3O-(LaSr)2AlTaO6; RCSJ model; base electrode; columnar morphology; cross-sectional SEM; fabrication process; high-Tc superconductor; interface-engineered ramp-edge junction; multilayer structure; single flux quantum circuit; sputter deposition; surface roughness; Circuits; Electrodes; Fabrication; Nonhomogeneous media; Optimization methods; Sputtering; Substrates; Surface morphology; Temperature; Yttrium barium copper oxide;
fLanguage :
English
Journal_Title :
Applied Superconductivity, IEEE Transactions on
Publisher :
ieee
ISSN :
1051-8223
Type :
jour
DOI :
10.1109/TASC.2003.814043
Filename :
1211721
Link To Document :
بازگشت