Abstract :
As integration levels soar, formal methods are playing an increasing role in helping to crack the chip verification conundrum. This article considers the process of IC design, verification, simulation and test, with emphasis on formal verification and assertion methods.
