Low-sensitivity SC simulation of reactance E-type zero producing section

A method for the switched-capacitor implementations of D and E-type zero producing reactance sections of the distributed prototype reference network is described. The main feature of this approach is its complete insensitivity with respect to bottom plate parasitics and low sensitivity as far as top plate parasitics are concerned. Apart from its simplicity, demonstrated by having the capacitance ratios directly related to the element values of the prototype reference network, it has the advantage of yielding low C _max/C_min. An illustrative example is given