Title :
Optimisation and fabrication of low-stress, low-temperature silicon oxide cantilevers
Author :
Kshirsagar, Abhijeet ; Duttagupta, S.P. ; Gangal, S.A.
Author_Institution :
Dept. of Electr. Eng., Indian Inst. of Technol. - Bombay, Mumbai, India
fDate :
7/1/2011 12:00:00 AM
Abstract :
Modern lab-on-a-chip systems can benefit from integration of nanoelectromechanical system/microelectromechanical system (NEMS/MEMS) and complementary metal-oxide semiconductor technology with emphasis on low temperature processing. In the present work process, parameters for deposition of silicon oxide (SiOx) by inductively coupled plasma chemical vapour deposition (ICPCVD) at low temperature (70°C) are optimised. The sacrificial layer poly(methyl methacrylate) (PMMA) is in-house prepared and optimised. This PMMA sacrificial solution not only gives a low cost wide range of viscosity solutions, but it is also low temperature NEMS process compatible. With optimisations mentioned above, it has been possible to fabricate the whole device without exceeding the thermal budget 100°C. To the best of the authors° knowledge, this is the first report on sub-100°C, surface micromachined SiOx cantilevers deposited by ICPCVD and using PMMA as the sacrificial layer for low temperature NEMS applications.
Keywords :
CMOS integrated circuits; cantilevers; nanoelectromechanical devices; nanofabrication; plasma CVD; silicon compounds; ICPCVD; MEMS; NEMS; PMMA; SiOx; complementary metal-oxide semiconductor technology; inductively coupled plasma chemical vapour deposition; lab-on-a-chip systems; low-stress silicon oxide cantilevers; low-temperature processing; low-temperature silicon oxide cantilevers; microelectromechanical system; nanoelectromechanical system; poly(methyl methacrylate) sacrificial layer; surface micromachined cantilevers; temperature 70 degC;
Journal_Title :
Micro & Nano Letters, IET
DOI :
10.1049/mnl.2011.0076