DocumentCode :
1296340
Title :
Joint multicast routing and network design optimisation for networks-on-chip
Author :
Yan, Shuo ; Lin, Bo
Author_Institution :
Dept. of Electr. & Comput. Eng., Univ. of California, La Jolla, CA, USA
Volume :
3
Issue :
5
fYear :
2009
fDate :
9/1/2009 12:00:00 AM
Firstpage :
443
Lastpage :
459
Abstract :
In this study, we consider the problem of synthesising custom networks-on-chip (NoC) architectures that are optimised for a given application. Both unicast and multicast traffic flows are considered in the input specification. We formulate the joint multicast routing and network design problem using a rip-up and reroute procedure, where each multicast routing step is formulated as a minimum directed spanning tree problem, and we propose a very efficient algorithm called Ripup-Reroute-and-Router-Merging (RRRM). Our new formulation adopts a rip-up and reroute concept that provides us with a heuristic iterative mechanism to identify increasingly improving solutions. The minimum directed spanning tree formulation efficiently captures the best routing solutions for multicast flows during the topology synthesis procedure. Our design flow integrates floorplanning, and our solutions consider deadlock-free routing. Experimental results compared with our previous proposed algorithms CLUSTER and DECOMPOSE on a variety of NoC benchmarks showed that our new synthesis results are largely improved. RRRM can on average achieve a 9% reduction in power consumption over CLUSTER and a 17% reduction in power consumption over DECOMPOSE with 1786% and 57% faster execution times than CLUSTER and DECOMPOSE, respectively. Improvements in performance were also achieved, with an average of 3% reduction in hop counts over CLUSTER and 7% in hop counts over DECOMPOSE on all benchmarks.
Keywords :
network-on-chip; telecommunication network routing; tree searching; Ripup-Reroute-and-Router-Merging; deadlock-free routing; floorplanning; heuristic iterative mechanism; hop counts; joint multicast routing; minimum directed spanning tree; multicast traffic flow; network design optimisation; network design problem; networks-on-chip architecture; topology synthesis procedure;
fLanguage :
English
Journal_Title :
Computers & Digital Techniques, IET
Publisher :
iet
ISSN :
1751-8601
Type :
jour
DOI :
10.1049/iet-cdt.2008.0095
Filename :
5200570
Link To Document :
بازگشت