Hardware architectures of adaptive equalizers for the HDTV receiver

This paper proposes hardware architectures of adaptive equalizers applicable to both the quadrature amplitude modulation (QAM) and vestigial sideband modulation (VSB) systems. First, adaptive equalization algorithms for QAM and VSB systems are presented by modifying the constant modulus algorithm (CMA) and least mean squares (LMS) algorithm, and their hardware mapping procedure is described. The proposed digitization methods requiring a low hardware cost show performance comparable with that of the algorithm employing floating-point operations. To reduce the hardware cost of the high-definition television (HDTV) equalizers, we propose a pipelined architecture that processes some parallel parts sequentially. The synthesis results by very-high-speed integration circuit (VHSIC) hardware description language (VHDL) show that the proposed architecture reduces the hardware complexity by a factor of two, compared with the architecture designed directly from the equalization algorithms